

SDI Gearbox / Converter Xilinx FPGA IP



Summary


The Omnitek SDI IP and other highly optimised FPGA IP Cores are building blocks that can be combined to provide SDI format gearbox and conversion functionality. Gearbox functionality allows any SDI video format of one link type for example quad link 3G-SDI to be converted to another link type with the same frame rate and colour space, for example 12G-SDI. Conversion functionality allows the conversion of any SDI video link type, image size, frame rate or colour space to be converted to any other.

Omnitek provides a large range of complementary IP Cores for video processing and connection. These IP cores can be used individually or in combination to provide FPGA solutions for applications in broadcast, AV, aerospace/defence, medical and automotive industries. Omnitek IP Cores can be supplied as discrete blocks for inclusion in your own designs, as single chip solutions or Omnitek can provide a bespoke solution which can be tailored to your specific needs.

The following are some typical examples of the implementation of Omnitek's IP Cores for SDI format Gearbox and conversion.

Example of 4K60 2 Sample Interleave Gearbox

SMPT E SDI specifications define the use of 2 sample interleave (2SI) as the method of encoding video for 4K and UHD TV over quad 3G-SDI and single link 6G-SDI or 12G-SDI links.



This diagram shows a typical implementation of Omnitek's SDI IP to support 2 sample interleave SDI format gearbox functionality.

Here the SDI Rx IP is connected to a Gearbox block and the output of the Gearbox block is connected to the SDI Tx IP.


The IP blocks are configured by an on-chip processor (for example ARM or MicroBlaze). This allows the selection of the individual links that make up the SDI video signal and the SMPT E virtual video streams that are contained within each link.

The Gearbox re-orders the input video and ancillary data to the chosen output video format.

The Omnitek GT Cores simplify the connection of each SDI link's serial data stream into parallel data ready for processing by the other IP blocks

Example of 4K60 2SI + Square Division Gearbox

Early developers of 4K equipment adopted a square division approach to transferring 4K material over quad link 3G-SDI where each link is effectively a standard HD (1920x1080) image. Although square division was easier to adopt it is much harder to process and adds delay, hardware and cost.



This diagram shows a typical implementation of Omnitek's SDI IP to support both square division and 2 sample interleave SDI format gearbox functionality.

Here the SDI Rx IP is connected to a 5 channel DMA block that allows the pixel data to be reordered (for example from square division to 2 sample interleave). The output of the DMA block is connected to the SDI IP.


The IP blocks are configured by an on-chip processor (for example ARM, MicroBlaze or any AXI4-Lite CPU). This allows the selection of the individual links that make up the SDI video signal and the SMPT E virtual video streams that are contained within each link.

The MIG (Memory Interface Generator) controls the DMA access to externally connected DDR memory.



Example of SDI Cross Converter

Where conversion from one SDI video format (link type, image size, frame rate and colour space) to another is required, the Omnitek OSVP (Omnitek Scalable Video Processor) IP Core can be used with the SDI IP Cores to allow image size, frame rate and colour space conversion.



This diagram shows a typical implementation of the Omnitek SDI IP and the OSVP IP Core to provide video format conversion functionality.

Here the SDI Rx IP is connected to the OSVP IP Core which allows the input video image to be re-sized, frame rate converted and colour space converted. The output of the OSVP IP Core is connected to the SDI Tx IP.

The MIG (Memory Interface Generator) controls the DMA access to externally connected DDR memory.

In all these examples the IP Blocks are controlled using an ARM processor, MicroBlaze or any AXI4-Lite CPU. This CPU runs code using Bare Metal or Linux Support libraries.

SDI Video Input / Output Formats (SMPT E)

The SDI Core can process video formats up to 4K @60 Hz frame rate:

4096x2160p	23.98/24/25/29.97/30/47.952/48/50/59.94/60Hz
3840x2160p	23.98/24/25/29.97/30/50/59.94/60Hz
2048x1080p	23.98/24/25/29.97/30/47.952/48/50/59.94/60Hz
1920x1080p	23.98/24/25/29.97/30/50/59.94/60Hz
2048, 1920x1080sF	23.98/24/25/29.97/30Hz
2048, 1920x1080i	50/59.94/60Hz
1280x720p	23.98/24/25/29.97/30/50/59.94/60Hz
720x486i	59.94, 576i - 50Hz
UHDTV1 50/60	12G-SDI ST 2082-10 (2SI) Dual-link 6G-SDI ST 2081-11 (2SI) Quad-link 3GA-SDI/3GB-SDI ST 425-5 (2SI and SQ)
UHDTV1 25/30	6G-SDI ST 2081-10 (2SI) Dual-link 3GB-SDI ST 425-3 (2SI and SQ) Quad-link HD-SDI (SQ)
HD 1080p	3GA-SDI/3GB-SDI/3GB-DS-SDI/Dual-link HD-SDI ST 425-1, 372
HD/SD	HD-SDI/SD-SDI ST 2048-2, 274, 296, 259 2SI = 2 Sample Interleaved, SQ = Square Division
Sampling	4:2:2, 4:4:4 Y'Cb'Cr', R'G'B', X'Y'Z' : 8, 10, 12 bits
Colour spaces	EBU (ITU-R BT.470 standardized RGB), ITU-R BT.601, ITU-R BT.709, ITU-R BT.2020, DCI (SMPTE RP 431), SMPTE C (SMPTE RP 145)

RTVE Reference Design

Xilinx's RTVE reference design (Real-Time Video Engine) incorporates a range of IP cores alongside the OSVP IP Suite (Omnitek Scalable Video Processor) to provide video processing IP and connectivity IP functionality that offers a complete working FPGA design that can be used both to evaluate the performance of the IP blocks in a video application and as a starting point for your own video system designs.



UK Head Office

Intec 3, Level 1
Wade Road
Basingstoke
Hampshire
RG24 8NE


Tel: +44 (0)1256 345900

Fax: +44 (0)1256 345901

Email: consultancy@omnitek.tv

Reference Platform

The Omnitek OZ745-3 development platform using the Xilinx Zynq-XC7Z045-3



Supported Devices

The SDI IP can be implemented on the following Xilinx devices:

- Artix-7, Kintex-7 and Virtex-7
- Kintex UltraScale and Virtex UltraScale
- Kintex UltraScale+ and Virtex UltraScale+
- Zynq-7000 APSoC and Zynq UltraScale+ MPSoC

About Omnitek

Omnitek is a leading independent consultancy company specializing in the design of products and IP for the broadcast, post-production, digital film, AV, medical, aerospace/defence, automotive and consumer industries. Since its foundation, Omnitek has completed many successful design projects for major equipment manufacturers throughout Europe, Asia, and the United States.

Omnitek reserves the right to change specifications without notice. Refer to the Omnitek web site for the latest specifications and further information:

www.omnitek.tv

